QP Code : MV-19968

(3 Hours)

[Total Marks: 100

N. B.:	(1)	Quest	tion	No. 1	is	compu	lsory.	
	100	A	119	46		. 0		

- (2) Attempt any four questions from remaining questions.
- (3) Assume suitable data if necessary.

1.	(b) (c)	Compare Butterworth, Chebyshev and Elliptic filter. Compare FIR and IIR filter Explain the concept of subband coding Prove that symmetric and even length linear phase FIR filter have one compulsory zero at -1	20
2.	.0.92 Ass	ign digital lowpass Butterworth filter for the following specifications $2 \le H(e^{jw}) \le 1$ $f \le 1200 \text{ Hz}$ $ H(e^{jw}) \le 0.003$ $f \ge 5000 \text{ Hz}$ ume sampling frequency of 12000 Hz. Use Bilinear transformation technique for design	20
3.	(a) (b)	Explain the frequency transformation method in analog domain. Explain the procedure of design of FIR filter using frequency sampling technique.	10
4.	(a)	Design digital FIR filter for the following specifications $Hd(e^{jw}) = 3e^{-j3\omega}$ $0.35 \pi \le \omega \le 0.55 \pi$ $= 0$ otherwise	10
	(b)	Use Hanning window for the design. What is an adaptive filter? What are its advantages? Which type of problems can be solved using adaptive filters.	10
5.		Explain weiner filter and its application Explain Quadrature mirror filtering	10
6.	, ,	Explain with suitable example, the concept of polyphase interpolation. Compare it with single phase interpolation. Explain Gibb's phenamenon and explain how it can reduced.	10

Con. 10559-14.

Write short notes on :-

(a) FDNR and its properties(b) Switched capacitor filter(c) Higher-order filters(d) matched z-Transform.



20



QP Code: MV-20099

(3 Hours) [Total Marks: 100

N.	B. :	: (1) Question	No.	1	is	compu	lsory.
----	------	------	------------	-----	---	----	-------	--------

- (2) Attempt any four questions out of the remaining six questions.
- (3) Figures to the right indicate full marks.
- (4) Assume suitable data wherever required but justify it.

1. Answer the following:-

20

- (a) Compare symmetrical and asymmetrical semi-converter.
- (b) What is meant by voltage commutation and current commutation.
- (c) Compare series and parallel inverter.
- (d) What is four quadrant DC drive.
- 2. (a) Explain sinusoidal pulse modulation as used in PWM inverter.

10

- (b) A load commulated chopper fed from 230 V d.c. source has a constant load current of 50 A. For a duty cycle of 0.4 and chopping frequency of 2kHZ. Calculate:-
 - (i) Value of commutating capacitor.
 - (ii) Average output voltage.
 - (iii) Circuit turn off time for 1-pair of SCRs.
 - (iv) Total commutation interval.
- 3. (a) Explain the working of a single phase series inverter with appropriate circut and waveforms.
 - (b) Explain constant torque and constant power operation of separately excited DC motor. Give schematic diagram of control unit.
- 4. (a) A single place fully controlled bridge with 230 V, 50 HZ supply feeds continuous ripple free current of 20A. If $L_s = 2.5$ mH.
 - (i) Calculate overlap angle for firing angle 60°.
 - (ii) What will be the new value of overlap angle for same firing angle if load is reduced by 50%.
 - (b) Draw and explain the variable voltage and variable frequency control method for 3-phase squirrel cage induction motor. What is the significance of (V/F) ratio control.
- 5. (a) A single phase full converter is used to drive separately excited dc shunt motor with R_a =0.25 Ω . Motor rating are 220 V, 750 rpm, 50 A. If input voltage to converter connected to armature is 250 V a.c. 50 Hz. Calculate:-
 - (i) Firing angle delay for 500 rpm at rated torque.
 - (ii) Speed of motor for firing angle $\alpha = 60^{\circ}$ at half load.
 - (b) Explain the working of Jone's chopper with the help of various waveforms.

TURN OVER

QP Code: MV-20099

- 6. (a) Give the advantages of flyback converter compared to forward converter.

 With the help of neat circuit diagram and wave form, explain the operation of isolated forward converter.
 - (b) Using block diagram discuss different configurations of UPS.

10

- 7. Write short notes:-
 - (a) Dual converter
 - (b) Mc-Murray inverter
 - (c) Four quadrant chopper.



Con. 12250-14.



VLSI Design.

QP Code: MV-20169

(3 Hours)


[Total Marks: 100

N. B.: (1) Question no. one is compulsory.

- (2) Solve any four questions from remaining questions.
- (3) Draw neat diagrams wherever required.
- 1. Answer the following questions (write any 4).

20

- (a) The segregation coefficient of O_2 is 0.25. Find the concentration of oxygen in the silicon ingot at a fraction solidified of 0.3. The concentration of O_2 in the silicon at the top of the crystal is 12.5×10^{17} atoms/cm³ at a fraction solidified of 0.1?
- (b) Draw the schematic, stick diagram of a NMOS depletion load inverter?
- (c) Explain what is pass transistor logic? Calculate the output voltage for the following circuits if Vdd = 5V and Vth = 1.5 V.



- (d) Define threshold voltage with equation and explain body effect?
- (e) State the difference between diffusion and ion implantation?
- 2. (a) With neat cross sectional diagram explain the process of CMOS fabrication 10 using pwell process. Thus given the number of masks required.
 - (b) Consider on aluminium silicon dioxide silicon MOS structure with the following parameters.

$$N_d = 2.5 \times 10^{14}/\text{cm}^3$$
 $Q_{ox} = 10^{10} \text{ cm}^2$
 $T_{ox} = 650 \text{ A}^\circ$
 $\phi_{ms} = -0.35\text{V}$

Given
$$n_i = 1.45 \times 10^{10} / \text{cm}^3$$
, $\epsilon_0 = 8.85 \times 10^{-14}$

$$\varepsilon_{\rm si} = 11.7, \ \varepsilon_{\rm ox} = 3.97\varepsilon_{\rm o}$$

Determine the threshold voltage of the device.

TURN OVER



QP Code: MV-20169

20

- 3. (a) Draw the circuit diagram of two input NAND gate using CMOS. Draw its stick diagram and layout using λ based rules.
 - (b) State all types of inverters and compare them with their merits, demerits and applications.
- 4. (a) Determine pullup to pulldown ratio $\left(\frac{Zpu}{Zpd}\right)$ for an NMOS inverter driven 10 by another NMOS inverter?
 - (b) Explain latchup condition in CMOS in detail. What are the remedies to avoid latchup?
- (a) A CMOS logic gate that implements the function.
 F = X · (Y + Z) + X · W
 is needed in a control network. Design the logic circuit and draw the stick diagram using Euler's method?
 - (b) Design 4:1 MUX using CMOS transmission gate logic. Draw the stick diagram of the same design?
- 6. (a) Compare both the scaling methods? Show analytically how power dissipation, maximum operating frequency, current density and saturation current scale in terms of scaling factors?
 - (b) Write switch level verilog code for a 2 input NAND gate. Using the module of NAND gate, design SR-Latch and write the switch level verilog code for the same.
- 7. Write short notes on any two:
 - (i) Short channel effects in MOSFETs
 - (ii) Comparision of burried and butting contacts.
 - (iii) Semicustom and Full custom design.

.....

Con. 13089-14.